Introduction
The intent of our research was to develop a radiation hardened power FET device technology that was tolerant to 1E6 rads(Si) total dose and would survive a lE12 rad(Si)/s transient. The test device for this evaluation was a DMOS device and had the following electrical characteristics: 65 V standoff voltage, 1 A drain current, and less than 1 ohm "on" resistance, all post irradiation. Although the total dose requirements represent a challenge, techniques for total dose hardening are well known and readily applicable to these devices. In fact, total dose hardened power FETs have previously been reported at this conference, so our activity conyentrated on transient hardening this technology. Figure 1 illustrates the test circuit for this study, which used a 0.1 ohm resistor to observe the current waveform. A Febetron 705 (FWHM = 22 ns) and HERMES II (FWHM = 54 ns) were used as the flash x-ray sources.
TEST CIRCUIT Figure 1 N-channel power FETs are susceptible to burn-out as a result of an ionizing radiation exposure when they are in an off condition, which immediately suggests a circuit solution to this problem; namely to turn the device on upon initiation of a transient event. This, however, increases the circuit ccmplexity and there are superior solutions. In the off condition, power FET devices failing due to a transient exposure (55 ns FWHM), typically exhibit the current response illustrated in Figure 2 . The characteristic response includes a peak current with a width on the order of several hundred nanoseconds, which represents the initial radiation induced photocurrent and the preliminary secondary photocurrent. This is followed by a gradually increasing tail (on the order of microseconds) which indicates that the parasitic bipolar device is in a sustain mode followed by a thermal runaway leading to the subsequent electrical short. The Figure 3 The proposed model for the power FET burn-out is based on the behavior of the parasitic bipolar collector region in a high current mode. In a transient radiation environment, large numbers of carriers are generated, leading to an IR drop in the parasitic base region that initiates electron injection from the emitter. As the electron injection increases as a result of higher dose rates, the device begins to exhibit the characteristics of an epitaxial bipolar device in a high injection condition. The depletion region expands at the expense of the lighter doped collector epitaxial layer, until it pins at the n+ junction, and at this point, the electric field may increase 3to a level that will support avalanche breakdown. 
Discussion
The separation of the effects of the avalanche breakdown and the parasitic bipolar device in the power FET transient failure mechanism was attempted by fabricating a matrix of devices without an n+ substrate and without an n+ source diffusion. The devices without a source diffusion naturally were merely pn diodes. The experiment therefore contained four elements:
1.
A power FET with a n epi/n+ substrate (control device) 2.
A power FET with a n substrate (FET-SUBSTRATE) 3.
A pn diode with a n epi/n+ substrate (DIODE-EPI) 4.
A pn diode with a n substrate (DIODE-SUBSTRATE). Figure 5 illustrates a typical photocurrent response from such a device. The non-epi devices all exhibit broad (1-5 microsecond) photocurrent peaks, with little evidence of the prompt pulse; for example, this can be canpared with Figure 2 for the response of a conventional epi/n+ substrate. This is probably the result of the increased photocurrent collection volume, which is restricted in a conventional power FET because of the low lifetime n+ substrate, and secondary photocurrents.
PHOTOCURRENT RESPONSE BULK SUBSTRATE a. i8 x 101l RADS (Si)/SEC TIME (pseconds) Figure 5 All power FET devices fabricated on bulk substrates have passed transient radiation tests at the lE12 rad(Si)/s level. Although other process modifications have improved the transient tolerance of the power FET, the bulk substrate clearly offers the greatest tolerance. However, it does not came without a cost. Greater care must be taken in forming the back ohmic contact, and the bulk substrate power FET, as presently configured, has a higher on resistance than its epi/n+ counterpart. For a nominal 1 ohm "on" resistance device, this increase is on the order of 300 milliohms. Further experiments are underway to reduce this resistance, but it is unlikely to ever equal the epi/n+ device value. The difference however may not be important for many system applications, especially if the tradeoff is for a transient hardened device.
Summary
The n-channel power FET failure mode in a transient radiation environment has been evaluated and determined to be a result of avalanche breakdown induced by the parasitic bipolar and epi/n+ substrate configuration. Several experimental structures, designed to minimize both the parasitic bipolar gain and transient induced high field relocation, have been fabricated and tested. The conclusions are that significant improvements can be achieved by reducing the parasitic bipolar gain or by grading the epi/n+ junction. For transient hardness at lE12 rad(Si)/s levels, the device should be fabricated on bulk substrates.
